INTEL(R) E7500 High Performance Appliance Platform -Intel(R) XEON(TM) Processor or Low Voltage Intel (R) XEON(TM) Processor with 512 KB L2 Cache

CPU BOARD SCHEMATIC rev 1.01

Intel Corporation

Title: CPU BOARD

Size | Document Number: CONTENT | Rev: 1.01

Date: Monday, August 26, 2002 | Sheet 1 of 36

CPU BOARD SCHEMATIC rev 0.91 non NDA
CPU BOARD SCHEMATIC rev 1.01 non NDA

Intel Corporation		
Title: CPU BOARD		
Size	Document Number: REVISION CHANGES	Rev: 1.01
Date: Monday, August 26, 2002	Sheet 2 of 36	

I/O BOARD

RJ45

82544GC #1

PCI-X CHANNEL A

P64H2 #1

HI 2.0

FIBER 1

82544GC #2

PCI-X CHANNEL B

FIBER 2

82544GC #3

PCI-X CHANNEL A

P64H2 #2

HI 2.0

PCI-X CHANNEL B

PCI-X SLOT

PCI-X CHANNEL A

P64H2 #3

HI 2.0

PCI-X CHANNEL B

CPU BOARD

Intel(R) XEON(TM) Processor 0

Intel(R) XEON(TM) Processor 1

HI 2.0

HI 2.0

HI 2.0

E7500 MCH

CHANNEL A

DIMM1

DIMM2

CHANNEL B

DIMM3

DIMM4

HI 1.5

Note: Both DDR Memory MUST be populated

USB1

USB2

IDE1

IDE2

ICH3

PCI BUS

82559#1

82559#2

82559#3

PMC32

LPC

SUPER I/O

FWH

PS/2 KB/MOUSE

COM1/COM2

H/W MONITOR

Intel Corporation		
Title: CPU BOARD		
Size	Document Number: BLOCK DIAGRAM	Rev: 1.01
Date: Monday, August 26, 2002	Sheet 3 of 36	

Intel Corporation

Title

CPU BOARD

Size	Document Number	Rev
	LAYOUT NOTICE 1	1.01

Date: Monday, August 26, 2002 Sheet 4 of 36

Intel Corporation

Title

CPU BOARD

Size	Document Number	Rev
	LAYOUT NOTICE 2	1.01

Date: Monday, August 26, 2002 Sheet 5 of 36

CONNECTORS:

J1: ITP PORT
J2: COPPER GIGABIT PORT
J3: FIBER GIGABIT PORT
J4: FIBER GIGABIT PORT
J5: PCI-X SLOT
J6: USB PORT
J7: USB PORT
J8: RESET BUTTON
J9: COM1 PORT
J10: POWER BUTTON
J11: PS/2 KB/MOUSE
J12: 10/100M BITS RJ45
J13: 10/100M BITS RJ45
J14: 10/100M BITS RJ45
J15: LEDS CONNECTOR
IDE1: PRIMARY IDE CONNECTOR
IDE2: SECONDARY IDE CONNECTOR
ATX1: ATX POWER CONNECTOR
CPUFAN1: CPU FAN POWER CONNECTOR
CPUFAN2: CPU FAN POWER CONNECTOR

JUMPERS:

JP1: DP/UP SELECTION FOR ITP PORT
1-2 DP DEFAULT
2-3 UP
JP2: CPU SAFE MODE
ON ENABLE DEFAULT
OFF DISABLE
JP3: CLEAR CMOS
1-2 NORMAL DEFAULT
2-3 CLEAR CMOS
JP4: ICH3 TCO TIMER
ON DISABLE
OFF ENABLE DEFAULT
JP5: VRM ID SELECTION
JP6: CPU FAN POWER
1-2 +12V
2-3 5V

INTERRUPT ROUTING TABLES:

ICH3 INTERRUPT: P64H2#1
PIRQA#: P64H2#1
PIRQB#: P64H2#2
PIRQC#: P64H2#3
PIRQD#: NO USE
PIRQE#: 82559#1
PIRQF#: 82559#2
PIRQG#: 82559#3
PIRQH#: NO USE

P64H2#1
P1AIRQ0: 82544GC#1 FOR COPPER
P1BIRQ0: 82544GC#2 FOR FIBER

P64H2#2
P2AIRQ0: 82544GC#1 FOR FIBER

P64H2#3:
P3AIRQ0: PCI-X SLOT
P3AIRQ1: PCI-X SLOT
P3AIRQ2: PCI-X SLOT
P3AIRQ3: PCI-X SLOT

GPIO FOR LED CONTROL

GPIO34: LED CONTROL FOR POWER LED
GPIO35: LED CONTROL FOR CPU OVER HEAT LED
GPIO36: LED CONTROL FOR PRIMARY HDD LED
GPIO37: LED CONTROL FOR SECONDARY HDD LED
GPIO38: LED CONTROL FOR 10/100M BIT PORT1 ACTIVITY LED
GPIO39: LED CONTROL FOR 10/100M BIT PORT2 ACTIVITY LED
GPIO40: LED CONTROL FOR 10/100M BIT PORT3 ACTIVITY LED
GPIO41: LED CONTROL FOR GIGABIT PORT1 ACTIVITY LED
GPIO42: LED CONTROL FOR GIGABIT PORT2 ACTIVITY LED
GPIO43: LED CONTROL FOR GIGABIT PORT3 ACTIVITY LED

Intel Corporation			
Title: CPU BOARD			
Size	Document Number: TABLE		Rev: 1.01
Date: Monday, August 26, 2002	Sheet 6 of 36		

PROCESSOR 0

U38A

SOCKET_604
Part 1 of 5

HD#[0..63] → HD#[0..63]

HD#63	AB6	D63
HD#62	Y9	D62
HD#61	AA8	D61
HD#60	AC5	D60
HD#59	AC6	D59
HD#58	AE7	D58
HD#57	AD7	D57
HD#56	AC8	D56
HD#55	AB10	D55
HD#54	AA10	D54
HD#53	AA11	D53
HD#52	AB13	D52
HD#51	AB12	D51
HD#50	AC14	D50
HD#49	AA14	D49
HD#48	AA13	D48
HD#47	AC9	D47
HD#46	AD8	D46
HD#45	AD10	D45
HD#44	AE9	D44
HD#43	AC11	D43
HD#42	AE10	D42
HD#41	AC12	D41
HD#40	AD11	D40
HD#39	AD14	D39
HD#38	AD13	D38
HD#37	AB15	D37
HD#36	AD18	D36
HD#35	AE13	D35
HD#34	AC17	D34
HD#33	AA16	D33
HD#32	AB16	D32
HD#31	AB17	D31
HD#30	AD19	D30
HD#29	AD21	D29
HD#28	AE20	D28
HD#27	AE22	D27
HD#26	AC21	D26
HD#25	AC20	D25
HD#24	AA18	D24
HD#23	AC23	D23
HD#22	AE23	D22
HD#21	AD24	D21
HD#20	AC24	D20
HD#19	AE25	D19
HD#18	AD25	D18
HD#17	AC26	D17
HD#16	AE26	D16
HD#15	AA19	D15
HD#14	AB19	D14
HD#13	AB22	D13
HD#12	AB20	D12
HD#11	AA21	D11
HD#10	AA22	D10
HD#9	AB23	D09
HD#8	AB25	D08
HD#7	AB26	D07
HD#6	AA24	D06
HD#5	Y23	D05
HD#4	AD27	D04
HD#3	AA25	D03
HD#2	Y24	D02
HD#1	AA27	D01
HD#0	Y26	D0

HA#[3..35] → HA#[3..35]

A35	C8	HA#35
A34	C9	HA#34
A33	A7	HA#33
A32	A6	HA#32
A31	B7	HA#31
A30	C11	HA#30
A29	D12	HA#29
A28	E13	HA#28
A27	B8	HA#27
A26	A9	HA#26
A25	D13	HA#25
A24	E14	HA#24
A23	C12	HA#23
A22	B11	HA#22
A21	B10	HA#21
A20	A10	HA#20
A19	F15	HA#19
A18	D15	HA#18
A17	D16	HA#17
A16	C14	HA#16
A15	C15	HA#15
A14	A12	HA#14
A13	B13	HA#13
A12	B14	HA#12
A11	B16	HA#11
A10	A13	HA#10
A09	D17	HA#9
A08	C17	HA#8
A07	A19	HA#7
A06	C18	HA#6
A05	B18	HA#5
A04	A20	HA#4
A03	A22	HA#3

HREQ#[0..4] → HREQ#[0..4]

REQ4	B22	HREQ#4
REQ3	C20	HREQ#3
REQ2	C21	HREQ#2
REQ1	B21	HREQ#1
REQ0	B19	HREQ#0

HDBI#[0..3] → HDBI#[0..3]

DBI3	AB9	HDBI#3
DBI2	AE12	HDBI#2
DBI1	AD22	HDBI#1
DBI0	AC27	HDBI#0

AP1	D9	HAP#1
AP0	E10	HAP#0

HAP#1 → HAP#1
HAP#0 → HAP#0

HDP#[0..3] → HDP#[0..3]

DP3	AE17	HDP#3
DP2	AC15	HDP#2
DP1	AE19	HDP#1
DP0	AC18	HDP#0

SOCKET_604

U38B

SOCKET_604
Part 2 of 5

HBPRI#	HBPRI#	D23
HBREQ#2_#3	HBREQ#2_#3	D10
		E11
P0_BREQ#0	P0_BREQ#0	E12
HDEFER#	HDEFER#	C23
HCPURST#	HCPURST#	Y8
HRS#2	HRS#2	F21
HRS#1	HRS#1	D22
HRS#0	HRS#0	F21
HRSP#	HRSP#	C6
HTRDY#	HTRDY#	E19

	BPRI	
	BR3	
	BR2	
	BR1	
	DEFER	
	RESET	
	RS2	
	RS1	
	RS0	
	RSP	
	TRDY	

A20M#	A20M#	F27
IGNNE#	IGNNE#	C26
INIT#	INIT#	D6
LINT1_NMI	LINT1_NMI	G23
LINT0_INTR	LINT0_INTR	B24
CPUPWRGD	CPUPWRGD	AB7
P1_SMI#	P1_SMI#	C27
CPUSLP#	CPUSLP#	AE6
STPCLK#	STPCLK#	D4
P1_BCLK1	P1_BCLK1	W5
P1_BCLK0	P1_BCLK0	Y4
TCK	TCK	E24
P1_TDI	P1_TDI	C24
TMS	TMS	A25
TRST#	TRST#	F24
P1_SMEPA2	P1_SMEPA2	AB28
P1_SMEPA1	P1_SMEPA1	AB29
P1_SMEPA0	P1_SMEPA0	AA29
P1_SMTSA1	P1_SMTSA1	Y29
P1_SMTSA0	P1_SMTSA0	AA28
HSMBUS_CLK	HSMBUS_CLK	AC28
HSMBUS_WP	HSMBUS_WP	AD29

	A20M	
	IGNNE	
	INIT	
	LINT1	
	LINT0	
	PWRGOOD	
	SMI	
	SLP	
	STPCLK	
	BCLK1	
	BCLK0	
	TCK	
	TDI	
	TMS	
	TRST	
	SM_EP_A2	
	SM_EP_A1	
	SM_EP_A0	
	SM_TS_A1	
	SM_TS_A0	
	SM_CLK	
	SM_WP	

	AE29	SM_VCC1
	AE28	SM_VCC0
P1_VCCA	AB4	VCCA
P1_VCCIOPLL	AD4	VCCIOPLL
P1_VCC_SENSE	B27	VCC_SENSE
P1_VID4	B3	VID4
P1_VID3	C3	VID3
P1_VID2	D3	VID2
P1_VID1	E3	VID1
P1_VID0	F3	VID0
P1_VSSA	AA5	VSSA
P1_VSS_SENSE	D26	VSS_SENSE

IERR	E5	
ADS	D19	HADS#
BINIT	F11	HBINIT#
BNR	F20	HBNR#
BPM5	E4	HBPM#5
BPM4	E8	HBPM#4
BPM3	F5	HBPM#3
BPM2	E7	HBPM#2
BPM1	F8	HBPM#1
BPM0	F6	HBPM#0
BR0	D20	P1_BREQ#0
DBSY	F18	HDBSY#
DRDY	E18	HDRDY#
HIT	E22	HIT#
HITM	A23	HITM#
LOCK	A17	HLOCK#
MCERR	D7	HBERR#
ADSTB1	E14	HADSTB#1
ADSTB0	F17	HADSTB#0
DSTBP3	Y11	HDSTBP#3
DSTBP2	Y14	HDSTBP#2
DSTBP1	Y17	HDSTBP#1
DSTBP0	Y20	HDSTBP#0
DSTBN3	Y12	HDSTBN#3
DSTBN2	Y15	HDSTBN#2
DSTBN1	Y18	HDSTBN#1
DSTBN0	Y21	HDSTBN#0

FERR	E27	FERR#
THERMTRIP	F26	THERMTRIP#
PROCHOT	B25	PROCHOT#
TD0	E25	P1_TDO
SM_DAT	AC29	HSMBUS_DAT
SM_ALERT	AD28	HSMBUS_ALT#

BSEL0	AA3	
BSEL1	AB3	

COMP1	E16	P1_COMP1
COMP0	AD16	P1_COMP0
GTLREF3	F9	P1_GTLVREF2
GTLREF2	F23	
GTLREF1	W9	P1_GTLVREF1
GTLREF0	W23	
ODTEN	B5	P1_ODTEN
SKTOCC	A3	P1_SKTOCC#
TESTHI6	AE5	P1_TESTHI6
TESTHI5	AD5	P1_TESTHI5
TESTHI4	AA7	P1_TESTHI4
TESTHI3	Y6	P1_TESTHI3
TESTHI2	W8	P1_TESTHI2
TESTHI1	W7	P1_TESTHI1
TESTHI0	W6	P1_TESTHI0

R178 49.9-1
R389 49.9-1

P1_GTLVREF2 → P1_GTLVREF2
P1_GTLVREF1 → P1_GTLVREF1
P1_SKTOCC# → P1_SKTOCC#

SOCKET_604

TP13 — TEST POINT — 1
VCC3
P1_VID[0..4] → P1_VID[0..4]

TP10 — TEST POINT — 1

VCC_CPU

R429 330 P1_SMI#
R433 49.9-1 HBREQ#2_#3
R442 75-1 P1_TDI
R424 49.9-1 P1_BREQ#0
R426 470 THERMTRIP#
R425 51 HBPM#0
R420 51 HBPM#1

RN120
2 4 6 8 — 1 3 5 7
HBPM#4
HBPM#2
HBPM#3
HBPM#5

8P4R-51

VCC_CPU
4.7UH L18
P1_VCCA
C166 33U-AVX/20V
P1_VSSA
C165 33U-AVX/20V
L17 4.7UH
P1_VCCIOPLL

P1_GTLVREF2
P1_GTLVREF1
C85 220P
C86 220P
C89 220P
C90 220P

VCC3
R430 220 P1_SKTOCC#
R394 8.2K HSMBUS_ALT#

R428 51 P1_ODTEN
R441 680 TRST#

VCC_CPU
R175 49.9-1
R177 0 P1_GTLVREF1
R176 100-1
C88 1U-08

VCC_CPU
R180 49.9-1
R181 0 P1_GTLVREF2
R179 100-1
C87 1U-08

VCC3

R400	NOT STUFF 1K-O	R401	NOT STUFF 1K-O	P1_SMEPA2
R406	NOT STUFF 1K-O	R407	NOT STUFF 1K-O	P1_SMEPA1
R413	100	R414	NOT STUFF 1K-O	P1_SMEPA0
R416	NOT STUFF 1K-O	R415	NOT STUFF 1K-O	P1_SMTSA1
R408	NOT STUFF 1K-O	R409	1K	P1_SMTSA0
R393	NOT STUFF 1K-O	R399	1K	HSMBUS_WP

RP4
10 5 — 9 8 7 6 4 3 2 1
P1_TESTHI3
P1_TESTHI2
P1_TESTHI1
P1_TESTHI0
P1_TESTHI4
P1_TESTHI5
P1_TESTHI6

VCC_CPU

10P8R-51

Intel Corporation		
Title	CPU BOARD	
Size	Document Number: CPU0 CONTROL/DATA/ADDRESS	Rev: 1.01
Date: Monday, August 26, 2002	Sheet 7 of 36	

U38C

SOCKET_604

Part 3 of 5

VCC_CPU

AD30	VCC1	VCC96	AE3
AC31	VCC2	VCC97	Y2
AC3	VCC3	VCC98	AD2
AB30	VCC4	VCC99	AE24
AB2	VCC5	VCC100	AE18
AA31	VCC6	VCC101	AE14
AA1	VCC7	VCC102	AE8
M3	VCC8	VCC103	AD26
M1	VCC9	VCC104	AD20
L30	VCC10	VCC105	AD12
L28	VCC11	VCC106	AD6
L26	VCC12	VCC107	AC22
L24	VCC13	VCC108	AC16
L8	VCC14	VCC109	AC10
L6	VCC15	VCC110	AC4
L4	VCC16	VCC111	AB24
L2	VCC17	VCC112	AB18
K31	VCC18	VCC113	AB14
K29	VCC19	VCC114	AB8
K27	VCC20	VCC115	AA26
K25	VCC21	VCC116	AA20
K23	VCC22	VCC117	AA12
K9	VCC23	VCC118	AA6
K7	VCC24	VCC119	AA4
K5	VCC25	VCC120	Y30
K3	VCC26	VCC121	Y22
K1	VCC27	VCC122	Y16
J30	VCC28	VCC123	Y10
J28	VCC29	VCC124	W31
J26	VCC30	VCC125	W29
J24	VCC31	VCC126	W27
J8	VCC32	VCC127	W25
J6	VCC33	VCC128	W1
J4	VCC34	VCC129	V30
J2	VCC35	VCC130	V28
H31	VCC36	VCC131	V26
H29	VCC37	VCC132	V24
H27	VCC38	VCC133	V8
H25	VCC39	VCC134	V6
H23	VCC40	VCC135	V4
H9	VCC41	VCC136	V2
H7	VCC42	VCC137	U31
H5	VCC43	VCC138	U29
H3	VCC44	VCC139	U27
H1	VCC45	VCC140	U25
G30	VCC46	VCC141	U23
G28	VCC47	VCC142	U9
G26	VCC48	VCC143	U7
G24	VCC49	VCC144	U5
G8	VCC50	VCC145	U3
G6	VCC51	VCC146	U1
G4	VCC52	VCC147	T30
G2	VCC53	VCC148	T28
F31	VCC54	VCC149	T26
F29	VCC55	VCC150	T24
F22	VCC56	VCC151	T8
F16	VCC57	VCC152	T6
F10	VCC58	VCC153	T4
F4	VCC59	VCC154	T2
F1	VCC60	VCC155	R31
E30	VCC61	VCC156	R29
E28	VCC62	VCC157	R27
E26	VCC63	VCC158	R25
E20	VCC64	VCC159	R23
E12	VCC65	VCC160	R9
E6	VCC66	VCC161	R7
E2	VCC67	VCC162	R5
D31	VCC68	VCC163	R3
D29	VCC69	VCC164	R1
D24	VCC70	VCC165	P30
D18	VCC71	VCC166	P28
D14	VCC72	VCC167	P26
D8	VCC73	VCC168	P24
D1	VCC74	VCC169	P8
C30	VCC75	VCC170	P6
C28	VCC76	VCC171	P4
C22	VCC77	VCC172	P2
C16	VCC78	VCC173	N31
C10	VCC79	VCC174	N29
C4	VCC80	VCC175	N27
C2	VCC81	VCC176	N25
B31	VCC82	VCC177	N23
B29	VCC83	VCC178	N9
B26	VCC84	VCC179	N7
B20	VCC85	VCC180	N5
B12	VCC86	VCC181	N3
B6	VCC87	VCC182	N1
B4	VCC88	VCC183	M31
A30	VCC89	VCC184	M29
A28	VCC90	VCC185	M27
A24	VCC91	VCC186	M25
A18	VCC92	VCC187	M23
A14	VCC93	VCC188	M9
A8	VCC94	VCC189	M7
A2	VCC95	VCC190	M5

SOCKET_604

U38D

SOCKET_604

Part 4 of 5

M30	VSS1	VSS95	AE2
M28	VSS2	VSS96	AD3
M26	VSS3	VSS97	AE27
M24	VSS4	VSS98	AE21
M8	VSS5	VSS99	AE11
M6	VSS6	VSS100	AD31
M4	VSS7	VSS101	AD23
M2	VSS8	VSS102	AD17
L31	VSS9	VSS103	AD15
L29	VSS10	VSS104	AD9
L27	VSS11	VSS105	AC30
L25	VSS12	VSS106	AC25
L23	VSS13	VSS107	AC19
L9	VSS14	VSS108	AC13
L7	VSS15	VSS109	AC7
L5	VSS16	VSS110	AC2
L3	VSS17	VSS111	AB31
L1	VSS18	VSS112	AB27
K30	VSS19	VSS113	AB21
K28	VSS20	VSS114	AB11
K26	VSS21	VSS115	AB5
K24	VSS22	VSS116	AB1
K8	VSS23	VSS117	AA30
K6	VSS24	VSS118	AA23
K4	VSS25	VSS119	AA17
K2	VSS26	VSS120	AA15
J31	VSS27	VSS121	AA9
J29	VSS28	VSS122	AA2
J27	VSS29	VSS123	Y31
J25	VSS30	VSS124	Y25
J23	VSS31	VSS125	Y19
J9	VSS32	VSS126	Y13
J7	VSS33	VSS127	Y7
J5	VSS34	VSS128	Y5
J3	VSS35	VSS129	Y1
J1	VSS36	VSS130	W30
H30	VSS37	VSS131	W28
H28	VSS38	VSS132	W26
H26	VSS39	VSS133	W24
H24	VSS40	VSS134	W4
H8	VSS41	VSS135	W2
H6	VSS42	VSS136	V31
H4	VSS43	VSS137	V29
H2	VSS44	VSS138	V27
G31	VSS45	VSS139	V25
G29	VSS46	VSS140	V23
G27	VSS47	VSS141	V9
G25	VSS48	VSS142	V7
G9	VSS49	VSS143	V5
G7	VSS50	VSS144	V3
G5	VSS51	VSS145	V1
G3	VSS52	VSS146	U30
G1	VSS53	VSS147	U28
F30	VSS54	VSS148	U26
F28	VSS55	VSS149	U24
F25	VSS56	VSS150	U8
F19	VSS57	VSS151	U6
F13	VSS58	VSS152	U4
F7	VSS59	VSS153	U2
F2	VSS60	VSS154	T31
E31	VSS61	VSS155	T29
E29	VSS62	VSS156	T27
E23	VSS63	VSS157	T25
E17	VSS64	VSS158	T23
E15	VSS65	VSS159	T9
E9	VSS66	VSS160	T7
E1	VSS67	VSS161	T5
D30	VSS68	VSS162	T3
D28	VSS69	VSS163	T1
D27	VSS70	VSS164	R30
D21	VSS71	VSS165	R28
D11	VSS72	VSS166	R26
D5	VSS73	VSS167	R24
D2	VSS74	VSS168	R8
C31	VSS75	VSS169	R6
C29	VSS76	VSS170	R4
C25	VSS77	VSS171	R2
C19	VSS78	VSS172	P31
C13	VSS79	VSS173	P29
C7	VSS80	VSS174	P27
C1	VSS81	VSS175	P25
B30	VSS82	VSS176	P23
B28	VSS83	VSS177	P9
B23	VSS84	VSS178	P7
B17	VSS85	VSS179	P5
B15	VSS86	VSS180	P3
B9	VSS87	VSS181	P1
B2	VSS88	VSS182	N30
A31	VSS89	VSS183	N28
A29	VSS90	VSS184	N26
A27	VSS91	VSS185	N24
A21	VSS92	VSS186	N8
A11	VSS93	VSS187	N6
A5	VSS94	VSS188	N4
		VSS189	N2

SOCKET_604

U38E

SOCKET_604

Part 5 of 5

VCC3

R402 4.7K

AC1	RSVD1	RSVD10	AE16
W3	RSVD2	RSVD11	AE15
D25	RSVD3	FC_PGA2P#	AE4
C5	RSVD4		
A26	RSVD5		
A16	RSVD6	THERMDC1	Y28
A15	RSVD7	THERMDA1	Y27
A4	RSVD8	RSVD17	Y3
A1	RSVD9	RSVD18	AD1
		RSVD19	B1

SOCKET_604

+12V

R453 2.2K

DPMODE

P1_SKTOCC# — R454 820 — Q32 2N3904

P1_THRMDN

P1_THRMDP

VCC_CPU

PC35 2R5TPB680M, PC33 2R5TPB680M, PC39 2R5TPB680M, PC40 2R5TPB680M, BC417 10U-12/10V, BC388 10U-12/10V, BC422 10U-12/10V, BC431 10U-12/10V

VCC_CPU

OC2 4SP560M, OC4 4SP560M, OC6 4SP560M, OC8 4SP560M, OC10 4SP560M, OC12 4SP560M, OC16 4SP560M, OC13 4SP560M, OC14 4SP560M

VCC_CPU

BC412 10U-12/10V, BC419 10U-12/10V, BC424 10U-12/10V, BC432 10U-12/10V, BC253 10U-12/10V, BC249 10U-12/10V, BC434 10U-12/10V, BC246 10U-12/10V, BC247 10U-12/10V

VCC_CPU

BC407 1U-08, BC401 1U-08, BC402 1U-08, BC418 1U-08, BC392 1U-08, BC395 1U-08, BC398 1U-08, BC406 1U-08, BC405 1U-08

VCC_CPU

BC222 .1U, BC235 .1U, BC238 .1U, BC229 .1U, BC234 .1U, BC228 .1U, BC236 .1U, BC237 .1U, BC223 .1U

Intel Corporation

Title: CPU BOARD

Size | Document Number: CPU0 VCC/GND/RESERVE | Rev: 1.01

Date: Monday, August 26, 2002 | Sheet 8 of 36

PROCESSOR 1

U39A

SOCKET_604
Part 1 of 5

HD#[0..63] <<

HD#63	AB6	D63	
HD#62	Y9	D62	
HD#61	AA8	D61	
HD#60	AC5	D60	
HD#59	AC6	D59	
HD#58	AE7	D58	
HD#57	AD7	D57	
HD#56	AC8	D56	
HD#55	AB10	D55	
HD#54	AA10	D54	
HD#53	AA11	D53	
HD#52	AB13	D52	
HD#51	AB12	D51	
HD#50	AC14	D50	
HD#49	AA14	D49	
HD#48	AA13	D48	
HD#47	AC9	D47	
HD#46	AD8	D46	
HD#45	AD10	D45	
HD#44	AE9	D44	
HD#43	AC11	D43	
HD#42	AE10	D42	
HD#41	AC12	D41	
HD#40	AD11	D40	
HD#39	AD14	D39	
HD#38	AD13	D38	
HD#37	AB15	D37	
HD#36	AD18	D36	
HD#35	AE13	D35	
HD#34	AC17	D34	
HD#33	AA16	D33	
HD#32	AB16	D32	
HD#31	AB17	D31	
HD#30	AD19	D30	
HD#29	AD21	D29	
HD#28	AE20	D28	
HD#27	AE22	D27	
HD#26	AC21	D26	
HD#25	AC20	D25	
HD#24	AA18	D24	
HD#23	AC23	D23	
HD#22	AE23	D22	
HD#21	AD24	D21	
HD#20	AC24	D20	
HD#19	AE25	D19	
HD#18	AD25	D18	
HD#17	AC26	D17	
HD#16	AE26	D16	
HD#15	AA19	D15	
HD#14	AB19	D14	
HD#13	AB22	D13	
HD#12	AB20	D12	
HD#11	AA21	D11	
HD#10	AA22	D10	
HD#9	AB23	D09	
HD#8	AB25	D08	
HD#7	AB26	D07	
HD#6	AA24	D06	
HD#5	Y23	D05	
HD#4	AD27	D04	
HD#3	AA25	D03	
HD#2	Y24	D02	
HD#1	AA27	D01	
HD#0	Y26	D0	

A35	C8	HA#35	HA#[3..35] >>
A34	C9	HA#34	
A33	A7	HA#33	
A32	A6	HA#32	
A31	B7	HA#31	
A30	C11	HA#30	
A29	D12	HA#29	
A28	E13	HA#28	
A27	B8	HA#27	
A26	A9	HA#26	
A25	D13	HA#25	
A24	E14	HA#24	
A23	C12	HA#23	
A22	B11	HA#22	
A21	B10	HA#21	
A20	A10	HA#20	
A19	F15	HA#19	
A18	D15	HA#18	
A17	D16	HA#17	
A16	C14	HA#16	
A15	C15	HA#15	
A14	A12	HA#14	
A13	B13	HA#13	
A12	B14	HA#12	
A11	B16	HA#11	
A10	A13	HA#10	
A09	D17	HA#9	
A08	C17	HA#8	
A07	A19	HA#7	
A06	C18	HA#6	
A05	B18	HA#5	
A04	A20	HA#4	
A03	A22	HA#3	

REQ4	B22	HREQ#4	HREQ#[0..4] >>
REQ3	C20	HREQ#3	
REQ2	C21	HREQ#2	
REQ1	B21	HREQ#1	
REQ0	B19	HREQ#0	

DBI3	AB9	HDBI#3	HDBI#[0..3] >>
DBI2	AE12	HDBI#2	
DBI1	AD22	HDBI#1	
DBI0	AC27	HDBI#0	

AP1	D9	HAP#1	HAP#1 >>
AP0	E10	HAP#0	HAP#0 >>

DP3	AE17	HDP#3	HDP#[0..3] >> HDP#[0..3]
DP2	AC15	HDP#2	
DP1	AE19	HDP#1	
DP0	AC18	HDP#0	

SOCKET_604

U39B

SOCKET_604
Part 2 of 5

HBPRI#	D23	BPRI	
HBREQ#2_#3	D10	BR3	
	E11	BR2	
P1_BREQ#0	F12	BR1	
HDEFER#	C23	DEFER	
HCPURST#	Y8	RESET	
HRS#2	F21	RS2	
HRS#1	D22	RS1	
HRS#0	E21	RS0	
HRSP#	C6	RSP	
HTRDY#	E19	TRDY	

A20M#	F27	A20M	
IGNNE#	C26	IGGNE	
INIT#	D6	INIT	
LINT1_NMI	G23	LINT1	
LINT0_INTR	B24	LINT0	
CPUPWRGD	AB7	PWRGOOD	
P0_SMI#	C27	SMI	
CPUSLP#	AE6	SLP	
STPCLK#	D4	STPCLK	
P0_BCLK1	W5	BCLK1	
P0_BCLK0	Y4	BCLK0	
TCK	E24	TCK	
P0_TDI	C24	TDI	
TMS	A25	TMS	
TRST#	F24	TRST	
P0_SMEPA2	AB28	SM_EP_A2	
P0_SMEPA1	AB29	SM_EP_A1	
P0_SMEPA0	AA29	SM_EP_A0	
P0_SMTSA1	Y29	SM_TS_A1	
P0_SMTSA0	AA28	SM_TS_A0	
HSMBUS_CLK	AC28	SM_CLK	
HSMBUS_WP	AD29	SM_WP	

	AE29	SM_VCC1	
P0_VCCA	AB4	SM_VCC0	
P0_VCCIOPLL	AD4	VCCA	
P0_VCC_SENSE	B27	VCCIOPLL	
P0_VID4	B3	VCC_SENSE	
P0_VID3	C3	VID4	
P0_VID2	D3	VID3	
P0_VID1	E3	VID2	
P0_VID0	F3	VID1	
P0_VSSA	AA5	VID0	
P0_VSS_SENSE	D26	VSSA	
		VSS_SENSE	

IERR	E5		
ADS	D19	HADS#	HADS# >>
BINIT	F11	HBINIT#	HBINIT# >>
BNR	F20	HBNR#	HBNR# >>
BPM5	E4	HBPM#5	HBPM#5 >>
BPM4	E8	HBPM#4	HBPM#4 >>
BPM3	F5	HPBM#3	HBPM#3 >>
BPM2	E7	HBPM#2	HBPM#2 >>
BPM1	F8	HBPM#1	HBPM#1 >>
BPM0	F6	HBPM#0	HBPM#0 >>
BR0	D20	P0_BREQ#0	P0_BREQ#0 >>
DBSY	F18	HDBSY#	HDBSY# >>
DRDY	E18	HDRDY#	HDRDY# >>
HIT	E22	HIT#	HIT# >>
HITM	A23	HITM#	HITM# >>
LOCK	A17	HLOCK#	HLOCK# >>
MCERR	D7	HBERR#	HBERR# >>
ADSTB1	E14	HADSTB#1	HADSTB#1 >>
ADSTB0	F17	HADSTB#0	HADSTB#0 >>
DSTBP3	Y11	HDSTBP#3	HDSTBP#3 >>
DSTBP2	Y14	HDSTBP#2	HDSTBP#2 >>
DSTBP1	Y17	HDSTBP#1	HDSTBP#1 >>
DSTBP0	Y20	HDSTBP#0	HDSTBP#0 >>
DSTBN3	Y12	HDSTBN#3	HDSTBN#3 >>
DSTBN2	Y15	HDSTBN#2	HDSTBN#2 >>
DSTBN1	Y18	HDSTBN#1	HDSTBN#1 >>
DSTBN0	Y21	HDSTBN#0	HDSTBN#0 >>

FERR	E27	FERR#	FERR# >>
THERMTRIP	F26	THERMTRIP#	THERMTRIP# >>
PROCHOT	B25	PROCHOT#	PROCHOT# >>
TD0	E25	P0_TDO	P0_TDO >>
SM_DAT	AC29	HSMBUS_DAT	HSMBUS_DAT >>
SM_ALERT	AD28	HSMBUS_ALT#	HSMBUS_ALT# >>

BSEL0	AA3		
BSEL1	AB3		

COMP1	E16	P0_COMP1	R447 49.9-1
COMP0	AD16	P0_COMP0	R392 49.9-1
GTLREF3	F9	P0_GTLVREF2	P0_GTLVREF2 >>
GTLREF2	F23		
GTLREF1	W9	P0_GTLVREF1	P0_GTLVREF1 >>
GTLREF0	W23		
ODTEN	B5	P0_ODTEN	
SKTOCC	A3	P0_SKTOCC#	P0_SKTOCC# >>
TESTHI6	AE5	P0_TESTHI6	
TESTHI5	AD5	P0_TESTHI5	
TESTHI4	AA7	P0_TESTHI4	
TESTHI3	Y6	P0_TESTHI3	
TESTHI2	W8	P0_TESTHI2	
TESTHI1	W7	P0_TESTHI1	
TESTHI0	W6	P0_TESTHI0	

SOCKET_604

TP12
TEST POINT
VCC3
P0_VID[0..4] >> P0_VID[0..4]

TP11
TEST POINT

VCC3
R397 NOT STUFF 1K-O — R398 NOT STUFF 1K-O — P0_SMEPA2
R395 NOT STUFF 1K-O — R396 NOT STUFF 1K-O — P0_SMEPA1
R404 NOT STUFF 1K-O — R405 NOT STUFF 1K-O — P0_SMEPA0
R403 NOT STUFF 1K-O — R410 1K — P0_SMTSA1
R411 NOT STUFF 1K-O — R412 1K — P0_SMTSA0

VCC_CPU
R437 330 P0_SMI#
R431 150-1 P0_TDI
R432 49.9-1 P0_BREQ#0
R435 49.9-1 P1_BREQ#0
R434 51 P0_ODTEN
R385 56 FERR#
R439 56 PROCHOT#
R390 301-1 CPUPWRGD

VCC3
R436 330 P0_SKTOCC#

RP5
VCC_CPU
9 P0_TESTHI0
8 P0_TESTHI1
7 P0_TESTHI2
6 P0_TESTHI3
4 P0_TESTHI4
3 P0_TESTHI5
2 P0_TESTHI6
10
5
1
10P8R-51

VCC_CPU
4.7UH L16
C164 33U-AVX/20V
P0_VCCA
P0_VSSA
C163 33U-AVX/20V
L15 4.7UH
P0_VCCIOPLL

VCC_CPU
R418 49.9-1
R419 0 P0_GTLVREF1
R417 100-1
C169 1U-08

P0_GTLVREF2
P0_GTLVREF1
C167 220P
C168 220P
C171 220P
C172 220P

VCC_CPU
R421 49.9-1
R423 0 P0_GTLVREF2
R422 100-1
C170 1U-08

Intel Corporation	
Title	CPU BOARD
Size	Document Number: CPU1 CONTROL/DATA/ADDRESS — Rev: 1.01
Date: Monday, August 26, 2002	Sheet 9 of 36

U39C

SOCKET_604

Part 3 of 5

AD30	VCC1	VCC96	AE3
AC31	VCC2	VCC97	Y2
AC3	VCC3	VCC98	AD2
AB30	VCC4	VCC99	AE24
AB2	VCC5	VCC100	AE18
AA31	VCC6	VCC101	AE14
AA1	VCC7	VCC102	AE8
M3	VCC8	VCC103	AD26
M1	VCC9	VCC104	AD20
L30	VCC10	VCC105	AD12
L28	VCC11	VCC106	AD6
L26	VCC12	VCC107	AC22
L24	VCC13	VCC108	AC16
L8	VCC14	VCC109	AC10
L6	VCC15	VCC110	AC4
L4	VCC16	VCC111	AB24
L2	VCC17	VCC112	AB18
K31	VCC18	VCC113	AB14
K29	VCC19	VCC114	AB8
K27	VCC20	VCC115	AA26
K25	VCC21	VCC116	AA20
K23	VCC22	VCC117	AA12
K9	VCC23	VCC118	AA6
K7	VCC24	VCC119	AA4
K5	VCC25	VCC120	Y30
K3	VCC26	VCC121	Y22
K1	VCC27	VCC122	Y16
J30	VCC28	VCC123	Y10
J28	VCC29	VCC124	W31
J26	VCC30	VCC125	W29
J24	VCC31	VCC126	W27
J8	VCC32	VCC127	W25
J6	VCC33	VCC128	W1
J4	VCC34	VCC129	V30
J2	VCC35	VCC130	V28
H31	VCC36	VCC131	V26
H29	VCC37	VCC132	V24
H27	VCC38	VCC133	V8
H25	VCC39	VCC134	V6
H23	VCC40	VCC135	V4
H9	VCC41	VCC136	V2
H7	VCC42	VCC137	U31
H5	VCC43	VCC138	U29
H3	VCC44	VCC139	U27
H1	VCC45	VCC140	U25
G30	VCC46	VCC141	U23
G28	VCC47	VCC142	U9
G26	VCC48	VCC143	U7
G24	VCC49	VCC144	U5
G8	VCC50	VCC145	U3
G6	VCC51	VCC146	U1
G4	VCC52	VCC147	T30
G2	VCC53	VCC148	T28
F31	VCC54	VCC149	T26
F29	VCC55	VCC150	T24
F22	VCC56	VCC151	T8
F16	VCC57	VCC152	T6
F10	VCC58	VCC153	T4
F4	VCC59	VCC154	T2
F1	VCC60	VCC155	R31
E30	VCC61	VCC156	R29
E28	VCC62	VCC157	R27
E26	VCC63	VCC158	R25
E20	VCC64	VCC159	R23
E12	VCC65	VCC160	R9
E6	VCC66	VCC161	R7
E2	VCC67	VCC162	R5
D31	VCC68	VCC163	R3
D29	VCC69	VCC164	R1
D24	VCC70	VCC165	P30
D18	VCC71	VCC166	P28
D14	VCC72	VCC167	P26
D8	VCC73	VCC168	P24
D1	VCC74	VCC169	P8
C30	VCC75	VCC170	P6
C28	VCC76	VCC171	P4
C22	VCC77	VCC172	P2
C16	VCC78	VCC173	N31
C10	VCC79	VCC174	N29
C4	VCC80	VCC175	N27
C2	VCC81	VCC176	N25
B31	VCC82	VCC177	N23
B29	VCC83	VCC178	N9
B26	VCC84	VCC179	N7
B20	VCC85	VCC180	N5
B12	VCC86	VCC181	N3
B6	VCC87	VCC182	N1
B4	VCC88	VCC183	M31
A30	VCC89	VCC184	M29
A28	VCC90	VCC185	M27
A24	VCC91	VCC186	M25
A18	VCC92	VCC187	M23
A14	VCC93	VCC188	M9
A8	VCC94	VCC189	M7
A2	VCC95	VCC190	M5

VCC_CPU

VCC_CPU

SOCKET_604

U39D

SOCKET_604

Part 4 of 5

M30	VSS1	VSS95	AE2
M28	VSS2	VSS96	AD3
M26	VSS3	VSS97	AE27
M24	VSS4	VSS98	AE21
M8	VSS5	VSS99	AE11
M6	VSS6	VSS100	AD31
M4	VSS7	VSS101	AD23
M2	VSS8	VSS102	AD17
L31	VSS9	VSS103	AD15
L29	VSS10	VSS104	AD9
L27	VSS11	VSS105	AC30
L25	VSS12	VSS106	AC25
L23	VSS13	VSS107	AC19
L9	VSS14	VSS108	AC13
L7	VSS15	VSS109	AC7
L5	VSS16	VSS110	AC2
L3	VSS17	VSS111	AB31
L1	VSS18	VSS112	AB27
K30	VSS19	VSS113	AB21
K28	VSS20	VSS114	AB11
K26	VSS21	VSS115	AB5
K24	VSS22	VSS116	AB1
K8	VSS23	VSS117	AA30
K6	VSS24	VSS118	AA23
K4	VSS25	VSS119	AA17
K2	VSS26	VSS120	AA15
J31	VSS27	VSS121	AA9
J29	VSS28	VSS122	AA2
J27	VSS29	VSS123	Y31
J25	VSS30	VSS124	Y25
J23	VSS31	VSS125	Y19
J9	VSS32	VSS126	Y13
J7	VSS33	VSS127	Y7
J5	VSS34	VSS128	Y5
J3	VSS35	VSS129	Y1
J1	VSS36	VSS130	W30
H30	VSS37	VSS131	W28
H28	VSS38	VSS132	W26
H26	VSS39	VSS133	W24
H24	VSS40	VSS134	W4
H8	VSS41	VSS135	W2
H6	VSS42	VSS136	V31
H4	VSS43	VSS137	V29
H2	VSS44	VSS138	V27
G31	VSS45	VSS139	V25
G29	VSS46	VSS140	V23
G27	VSS47	VSS141	V9
G25	VSS48	VSS142	V7
G9	VSS49	VSS143	V5
G7	VSS50	VSS144	V3
G5	VSS51	VSS145	V1
G3	VSS52	VSS146	U30
G1	VSS53	VSS147	U28
F30	VSS54	VSS148	U26
F28	VSS55	VSS149	U24
F25	VSS56	VSS150	U8
F19	VSS57	VSS151	U6
F13	VSS58	VSS152	U4
F7	VSS59	VSS153	U2
F2	VSS60	VSS154	T31
E31	VSS61	VSS155	T29
E29	VSS62	VSS156	T27
E23	VSS63	VSS157	T25
E17	VSS64	VSS158	T23
E15	VSS65	VSS159	T9
E9	VSS66	VSS160	T7
E1	VSS67	VSS161	T5
D30	VSS68	VSS162	T3
D28	VSS69	VSS163	T1
D27	VSS70	VSS164	R30
D21	VSS71	VSS165	R28
D11	VSS72	VSS166	R26
D5	VSS73	VSS167	R24
D2	VSS74	VSS168	R8
C31	VSS75	VSS169	R6
C29	VSS76	VSS170	R4
C25	VSS77	VSS171	R2
C19	VSS78	VSS172	P31
C13	VSS79	VSS173	P29
C7	VSS80	VSS174	P27
C1	VSS81	VSS175	P25
B30	VSS82	VSS176	P23
B28	VSS83	VSS177	P9
B23	VSS84	VSS178	P7
B17	VSS85	VSS179	P5
B15	VSS86	VSS180	P3
B9	VSS87	VSS181	P1
B2	VSS88	VSS182	N30
A31	VSS89	VSS183	N28
A29	VSS90	VSS184	N26
A27	VSS91	VSS185	N24
A21	VSS92	VSS186	N8
A11	VSS93	VSS187	N6
A5	VSS94	VSS188	N4
		VSS189	N2

SOCKET_604

U39E

SOCKET_604

Part 5 of 5

AC1	RSVD1	RSVD10	AE16
W3	RSVD2	RSVD11	AE15
D25	RSVD3	FC_PGA2P#	AE4
C5	RSVD4		
A26	RSVD5		
A16	RSVD6	THERMDC1	Y28
A15	RSVD7	THERMDA1	Y27
A4	RSVD8	RSVD17	Y3
A1	RSVD9	RSVD18	AD1
		RSVD19	B1

SOCKET_604

VCC3

R391

4.7K

FCPGA2P#

P0_THRMDN

P0_THRMDP

VCC_CPU

PC37 2R5TPB680M

PC36 2R5TPB680M

PC34 2R5TPB680M

PC38 2R5TPB680M

BC400 10U-12/10V

BC399 10U-12/10V

BC389 10U-12/10V

BC420 10U-12/10V

VCC_CPU

OC15 4SP560M

OC17 4SP560M

OC18 4SP560M

OC19 4SP560M

OC9 4SP560M

OC7 4SP560M

OC5 4SP560M

OC3 4SP560M

OC1 4SP560M

VCC_CPU

BC251 10U-12/10V

BC250 10U-12/10V

BC252 10U-12/10V

BC248 10U-12/10V

BC428 10U-12/10V

BC421 10U-12/10V

BC414 10U-12/10V

BC410 10U-12/10V

BC433 10U-12/10V

VCC_CPU

BC396 1U-08

BC403 1U-08

BC411 1U-08

BC416 1U-08

BC415 1U-08

BC409 1U-08

BC397 1U-08

BC393 1U-08

BC394 1U-08

VCC_CPU

BC241 .1U

BC240 .1U

BC239 .1U

BC227 .1U

BC226 .1U

BC225 .1U

BC232 .1U

BC233 .1U

BC231 .1U

Intel Corporation		
Title: CPU BOARD		
Size	Document Number: CPU1 VCC/GND	Rev: 1.01
Date: Monday, August 26, 2002	Sheet 10 of 36	









Intel Corporation		
Title: CPU BOARD		
Size	Document Number: ITP,CPU MISC.,	Rev: 1.01
Date: Monday, August 26, 2002	Sheet 11 of 36	



Intel Corporation		
Title: CPU BOARD		
Size	Document Number: E7500 CPU INTERFACE	Rev: 1.01
Date: Monday, August 26, 2002	Sheet 12 of 36	





Note: The trace width of all of reference and voltage swing circuits must be greater than 25 mils , and the .1uF bypass capacitors each require a tuning stub of 0.5 inch to resistor divider , the 0.01uF bypass capacitors also need a 0.25 inch tuning stub to the pin it serves

If the divider ckt is placed more than 1 inch from MCH it must not exceed 3.5 inches trace length,beyond one inch more 0.1uF bypass capacitors must be applied

Intel Corporation		
Title: CPU BOARD		
Size	Document Number: E7500 HUB LINK	Rev: 1.01
Date: Monday, August 26, 2002	Sheet 13 of 36	

U33C

E7500 MCH DDR A

DDRA_DQ0	DDRA_DQ0	AF22	DQ0_A	DQ56_A	AG10	DDRA_DQ56	DDRA_DQ56
DDRA_DQ1	DDRA_DQ1	AN28	DQ1_A	DQ57_A	AJ9	DDRA_DQ57	DDRA_DQ57
DDRA_DQ2	DDRA_DQ2	AF21	DQ2_A	DQ58_A	AM3	DDRA_DQ58	DDRA_DQ58
DDRA_DQ3	DDRA_DQ3	AH22	DQ3_A	DQ59_A	AM2	DDRA_DQ59	DDRA_DQ59
DDRA_DQS0	DDRA_DQS0	AM27	DQS0_A	DQS7_A	AL6	DDRA_DQ57	DDRA_DQS7
DDRA_DQS9	DDRA_DQS9	AF21	DQS9_A	DQS16_A	AH9	DDRA_DQS16	DDRA_DQS16
DDRA_DQ4	DDRA_DQ4	AN29	DQ4_A	DQ60_A	AH10	DDRA_DQ60	DDRA_DQ60
DDRA_DQ5	DDRA_DQ5	AM28	DQ5_A	DQ61_A	AE11	DDRA_DQ61	DDRA_DQ61
DDRA_DQ6	DDRA_DQ6	AL26	DQ6_A	DQ62_A	AL5	DDRA_DQ62	DDRA_DQ62
DDRA_DQ7	DDRA_DQ7	AL25	DQ7_A	DQ63_A	AM4	DDRA_DQ63	DDRA_DQ63
DDRA_DQ8	DDRA_DQ8	AN25	DQ8_A	CB0_A	AE16	DDRA_CB0	DDRA_CB0
DDRA_DQ9	DDRA_DQ9	AM24	DQ9_A	CB1_A	AH16	DDRA_CB1	DDRA_CB1
DDRA_DQ10	DDRA_DQ10	AG21	DQ10_A	CB2_A	AL16	DDRA_CB2	DDRA_CB2
DDRA_DQ11	DDRA_DQ11	AE20	DQ11_A	CB3_A	AK15	DDRA_CB3	DDRA_CB3
DDRA_DQS1	DDRA_DQS1	AL23	DQS1_A	DQS8_A	AJ16	DDRA_DQS8	DDRA_DQS8
DDRA_DQS10	DDRA_DQS10	AK23	DQS10_A	DQS17_A	AF16	DDRA_DQS17	DDRA_DQS17
DDRA_DQ12	DDRA_DQ12	AM25	DQ12_A	CB4_A	AE17	DDRA_CB4	DDRA_CB4
DDRA_DQ13	DDRA_DQ13	AK24	DQ13_A	CB5_A	AG17	DDRA_CB5	DDRA_CB5
DDRA_DQ14	DDRA_DQ14	AL22	DQ14_A	CB6_A	AM15	DDRA_CB6	DDRA_CB6
DDRA_DQ15	DDRA_DQ15	AJ22	DQ15_A	CB7_A	AG15	DDRA_CB7	DDRA_CB7
DDRA_DQ16	DDRA_DQ16	AK19	DQ16_A				
DDRA_DQ17	DDRA_DQ17	AL19	DQ17_A	WE_N_A	AF23	DDRA_WER#	DDRA_WER#
DDRA_DQ18	DDRA_DQ18	AN17	DQ18_A	CAS_N_A	AE22	DDRA_CASR#	DDRA_CASR#
DDRA_DQ19	DDRA_DQ19	AF18	DQ19_A	RAS_N_A	AN24	DDRA_RASR#	DDRA_RASR#
DDRA_DQS2	DDRA_DQS2	AG18	DQS2_A	MA0_A	AF24	DDRA_MAR0	DDRA_MAR0
DDRA_DQS11	DDRA_DQS11	AK18	DQS11_A	MA1_A	AK26	DDRA_MAR1	DDRA_MAR1
DDRA_DQ20	DDRA_DQ20	AN20	DQ20_A	MA2_A	AH26	DDRA_MAR2	DDRA_MAR2
DDRA_DQ21	DDRA_DQ21	AM19	DQ21_A	MA3_A	AJ27	DDRA_MAR3	DDRA_MAR3
DDRA_DQ22	DDRA_DQ22	AL17	DQ22_A	MA4_A	AG27	DDRA_MAR4	DDRA_MAR4
DDRA_DQ23	DDRA_DQ23	AJ18	DQ23_A	MA5_A	AH28	DDRA_MAR5	DDRA_MAR5
DDRA_DQ24	DDRA_DQ24	AF19	DQ24_A	MA6_A	AL28	DDRA_MAR6	DDRA_MAR6
DDRA_DQ25	DDRA_DQ25	AH19	DQ25_A	MA7_A	AL29	DDRA_MAR7	DDRA_MAR7
DDRA_DQ26	DDRA_DQ26	AM21	DQ26_A	MA8_A	AK29	DDRA_MAR8	DDRA_MAR8
DDRA_DQ27	DDRA_DQ27	AL20	DQ27_A	MA9_A	AM30	DDRA_MAR9	DDRA_MAR9
DDRA_DQS3	DDRA_DQS3	AE18	DQS3_A	MA10_A	AJ24	DDRA_MAR10	DDRA_MAR10
DDRA_DQS12	DDRA_DQS12	AK20	DQS12_A	MA11_A	AK30	DDRA_MAR11	DDRA_MAR11
DDRA_DQ28	DDRA_DQ28	AH20	DQ28_A	MA12_A	AM31	DDRA_MAR12	DDRA_MAR12
DDRA_DQ29	DDRA_DQ29	AJ21	DQ29_A				
DDRA_DQ30	DDRA_DQ30	AN21	DQ30_A	BA1_A	AH23	DDRA_BAR1	DDRA_BAR1
DDRA_DQ31	DDRA_DQ31	AJ19	DQ31_A	BA0_A	AL31	DDRA_BAR0	DDRA_BAR0
DDRA_DQ32	DDRA_DQ32	AL14	DQ32_A				
DDRA_DQ33	DDRA_DQ33	AM13	DQ33_A	CS7_N_A	AL2		
DDRA_DQ34	DDRA_DQ34	AJ15	DQ34_A	CS6_N_A	AL3		
DDRA_DQ35	DDRA_DQ35	AF15	DQ35_A	CS5_N_A	AK7		
DDRA_DQS4	DDRA_DQS4	AL13	DQS4_A	CS4_N_A	AN8		
DDRA_DQS13	DDRA_DQS13	AJ13	DQS13_A	CS3_N_A	AH8	DDRA_CSR#3	DDRA_CSR#3
DDRA_DQ36	DDRA_DQ36	AK14	DQ36_A	CS2_N_A	AL10	DDRA_CSR#2	DDRA_CSR#2
DDRA_DQ37	DDRA_DQ37	AN13	DQ37_A	CS1_N_A	AK11	DDRA_CSR#1	DDRA_CSR#1
DDRA_DQ38	DDRA_DQ38	AH14	DQ38_A	CS0_N_A	AE13	DDRA_CSR#0	DDRA_CSR#0
DDRA_DQ39	DDRA_DQ39	AG14	DQ39_A				
DDRA_DQ40	DDRA_DQ40	AE14	DQ40_A	RCVEN_IN_A	AM22	DDRA_RCVENIN	DDRA_RCVENIN
DDRA_DQ41	DDRA_DQ41	AH13	DQ41_A	RCVEN_OUT_A	AG20	DDRA_RCVENOUT	DDRA_RCVENOUT
DDRA_DQ42	DDRA_DQ42	AN12	DQ42_A	DDRCOMP_A	AH17	DDRA_DRCOMP	
DDRA_DQ43	DDRA_DQ43	AL11	DQ43_A	DDRCVOH_A	AK17	DDRA_CVOH	
DDRA_DQS5	DDRA_DQS5	AM12	DQS5_A	DDRCVOL_A	AN16	DDRA_CVOL	
DDRA_DQS14	DDRA_DQS14	AK12	DQS14_A				
DDRA_DQ44	DDRA_DQ44	AE15	DQ44_A	CKE_A	AE19	R330 0	DDRA_CKE0
DDRA_DQ45	DDRA_DQ45	AF13	DQ45_A	RESERVED	AM18	R124 0	DDRA_CKE1
DDRA_DQ46	DDRA_DQ46	AJ12	DQ46_A				
DDRA_DQ47	DDRA_DQ47	AM10	DQ47_A	CMDCLK3_A	AE25		
DDRA_DQ48	DDRA_DQ48	AE12	DQ48_A	CMDCLK3_N_A	AE24		
DDRA_DQ49	DDRA_DQ49	AH11	DQ49_A	CMDCLK2_A	AG26		
DDRA_DQ50	DDRA_DQ50	AG11	DQ50_A	CMDCLK2_N_A	AE25		
DDRA_DQ51	DDRA_DQ51	AN5	DQ51_A	CMDCLK1_A	AJ25	DDRA_CLK1	
DDRA_DQS6	DDRA_DQS6	AL8	DQS6_A	CMDCLK1_N_A	AH25	DDRA_CLK#1	
DDRA_DQS15	DDRA_DQS15	AM7	DQS15_A	CMDCLK0_A	AG24	DDRA_CLK0	
DDRA_DQ52	DDRA_DQ52	AG12	DQ52_A	CMDCLK0_N_A	AG23	DDRA_CLK#0	
DDRA_DQ53	DDRA_DQ53	AF12	DQ53_A				
DDRA_DQ54	DDRA_DQ54	AM9	DQ54_A	DDRVREF5_A	AJ28	MCH_DDRVREF	
DDRA_DQ55	DDRA_DQ55	AM6	DQ55_A	DDRVREF4_A	AK27		
				DDRVREF3_A	AK21		
				DDRVREF2_A	AM16		
				DDRVREF1_A	AL9		
				DDRVREF0_A	AJ7		

E7500

C64 .1U, C63 .1U, C65 .1U

U33D

E7500 MCH DDR B

DDRB_DQ0	DDRB_DQ0	F33	DQ0_B	DQ56_B	AJ30	DDRB_DQ56	DDRB_DQ56
DDRB_DQ1	DDRB_DQ1	K30	DQ1_B	DQ57_B	AG29	DDRB_DQ57	DDRB_DQ57
DDRB_DQ2	DDRB_DQ2	J32	DQ2_B	DQ58_B	AB25	DDRB_DQ58	DDRB_DQ58
DDRB_DQ3	DDRB_DQ3	N25	DQ3_B	DQ59_B	AA25	DDRB_DQ59	DDRB_DQ59
DDRB_DQS0	DDRB_DQS0	L30	DQS0_B	DQS7_B	AE27	DDRB_DQS7	DDRB_DQS7
DDRB_DQS9	DDRB_DQS9	H31	DQS9_B	DQS16_B	AF28	DDRB_DQS16	DDRB_DQS16
DDRB_DQ4	DDRB_DQ4	N27	DQ4_B	DQ60_B	AL32	DDRB_DQ60	DDRB_DQ60
DDRB_DQ5	DDRB_DQ5	G32	DQ5_B	DQ61_B	AJ31	DDRB_DQ61	DDRB_DQ61
DDRB_DQ6	DDRB_DQ6	M29	DQ6_B	DQ62_B	AC27	DDRB_DQ62	DDRB_DQ62
DDRB_DQ7	DDRB_DQ7	N26	DQ7_B	DQ63_B	AB26	DDRB_DQ63	DDRB_DQ63
DDRB_DQ8	DDRB_DQ8	J33	DQ8_B	CB0_B	V28	DDRB_CB0	DDRB_CB0
DDRB_DQ9	DDRB_DQ9	K32	DQ9_B	CB1_B	U25	DDRB_CB1	DDRB_CB1
DDRB_DQ10	DDRB_DQ10	P27	DQ10_B	CB2_B	Y31	DDRB_CB2	DDRB_CB2
DDRB_DQ11	DDRB_DQ11	P25	DQ11_B	CB3_B	AA33	DDRB_CB3	DDRB_CB3
DDRB_DQS1	DDRB_DQS1	M31	DQS1_B	DQS8_B	W29	DDRB_DQS8	DDRB_DQS8
DDRB_DQS10	DDRB_DQS10	N29	DQS10_B	DQS17_B	Y30	DDRB_DQS17	DDRB_DQS17
DDRB_DQ12	DDRB_DQ12	J31	DQ12_B	CB4_B	U28	DDRB_CB4	DDRB_CB4
DDRB_DQ13	DDRB_DQ13	L31	DQ13_B	CB5_B	U27	DDRB_CB5	DDRB_CB5
DDRB_DQ14	DDRB_DQ14	P26	DQ14_B	CB6_B	AA31	DDRB_CB6	DDRB_CB6
DDRB_DQ15	DDRB_DQ15	P28	DQ15_B	CB7_B	AA32	DDRB_CB7	DDRB_CB7
DDRB_DQ16	DDRB_DQ16	T29	DQ16_B				
DDRB_DQ17	DDRB_DQ17	T30	DQ17_B	WE_N_B	D32	DDRB_WER#	DDRB_WER#
DDRB_DQ18	DDRB_DQ18	U30	DQ18_B	CAS_N_B	H28	DDRB_CASR#	DDRB_CASR#
DDRB_DQ19	DDRB_DQ19	T26	DQ19_B	RAS_N_B	V32	DDRB_RASR#	DDRB_RASR#
DDRB_DQS2	DDRB_DQS2	U33	DQS2_B	MA0_B	M26	DDRB_MAR0	DDRB_MAR0
DDRB_DQS11	DDRB_DQS11	U31	DQS11_B	MA1_B	K29	DDRB_MAR1	DDRB_MAR1
DDRB_DQ20	DDRB_DQ20	R32	DQ20_B	MA2_B	H30	DDRB_MAR2	DDRB_MAR2
DDRB_DQ21	DDRB_DQ21	T27	DQ21_B	MA3_B	G30	DDRB_MAR3	DDRB_MAR3
DDRB_DQ22	DDRB_DQ22	V33	DQ22_B	MA4_B	F32	DDRB_MAR4	DDRB_MAR4
DDRB_DQ23	DDRB_DQ23	V31	DQ23_B	MA5_B	G29	DDRB_MAR5	DDRB_MAR5
DDRB_DQ24	DDRB_DQ24	P30	DQ24_B	MA6_B	F31	DDRB_MAR6	DDRB_MAR6
DDRB_DQ25	DDRB_DQ25	P33	DQ25_B	MA7_B	E33	DDRB_MAR7	DDRB_MAR7
DDRB_DQ26	DDRB_DQ26	R26	DQ26_B	MA8_B	E31	DDRB_MAR8	DDRB_MAR8
DDRB_DQ27	DDRB_DQ27	T32	DQ27_B	MA9_B	F29	DDRB_MAR9	DDRB_MAR9
DDRB_DQS3	DDRB_DQS3	R29	DQS3_B	MA10_B	L25	DDRB_MAR10	DDRB_MAR10
DDRB_DQS12	DDRB_DQS12	R31	DQS12_B	MA11_B	C31	DDRB_MAR11	DDRB_MAR11
DDRB_DQ28	DDRB_DQ28	N32	DQ28_B	MA12_B	C32	DDRB_MAR12	DDRB_MAR12
DDRB_DQ29	DDRB_DQ29	P31	DQ29_B				
DDRB_DQ30	DDRB_DQ30	R28	DQ30_B	BA1_B	H27	DDRB_BAR1	DDRB_BAR1
DDRB_DQ31	DDRB_DQ31	T25	DQ31_B	BA0_B	K26	DDRB_BAR0	DDRB_BAR0
DDRB_DQ32	DDRB_DQ32	W27	DQ32_B				
DDRB_DQ33	DDRB_DQ33	AE33	DQ33_B	CS7_N_B	Y27		
DDRB_DQ34	DDRB_DQ34	AF31	DQ34_B	CS6_N_B	AD28		
DDRB_DQ35	DDRB_DQ35	W25	DQ35_B	CS5_N_B	AE26		
DDRB_DQS4	DDRB_DQS4	AE32	DQS4_B	CS4_N_B	AE31		
DDRB_DQS13	DDRB_DQS13	AC30	DQS13_B	CS3_N_B	AF27	DDRB_CSR#3	DDRB_CSR#3
DDRB_DQ36	DDRB_DQ36	AA28	DQ36_B	CS2_N_B	AE30	DDRB_CSR#2	DDRB_CSR#2
DDRB_DQ37	DDRB_DQ37	AD32	DQ37_B	CS1_N_B	AK32	DDRB_CSR#1	DDRB_CSR#1
DDRB_DQ38	DDRB_DQ38	AG33	DQ38_B	CS0_N_B	AH29	DDRB_CSR#0	DDRB_CSR#0
DDRB_DQ39	DDRB_DQ39	W26	DQ39_B				
DDRB_DQ40	DDRB_DQ40	AA29	DQ40_B	RCVEN_IN_B	N30	DDRB_RCVENIN	DDRB_RCVENIN
DDRB_DQ41	DDRB_DQ41	AB33	DQ41_B	RCVEN_OUT_B	R25	DDRB_RCVENOUT	DDRB_RCVENOUT
DDRB_DQ42	DDRB_DQ42	V26	DQ42_B	DDRCOMP_B	W30	DDRB_DRCOMP	
DDRB_DQ43	DDRB_DQ43	AD31	DQ43_B	DDRCVOH_B	W32	DDRB_CVOH	
DDRB_DQS5	DDRB_DQS5	AC31	DQS5_B	DDRCVOL_B	V29	DDRB_CVOL	
DDRB_DQS14	DDRB_DQS14	AB30	DQS14_B				
DDRB_DQ44	DDRB_DQ44	Y28	DQ44_B	RESERVED	K33	R102 0	DDRB_CKE1
DDRB_DQ45	DDRB_DQ45	AB32	DQ45_B	CKE_B	M32	R103 0	DDRB_CKE0
DDRB_DQ46	DDRB_DQ46	AB29	DQ46_B				
DDRB_DQ47	DDRB_DQ47	V25	DQ47_B	CMDCLK3_B	K27		
DDRB_DQ48	DDRB_DQ48	Y25	DQ48_B	CMDCLK3_N_B	L27		
DDRB_DQ49	DDRB_DQ49	AB27	DQ49_B	CMDCLK2_B	J26		
DDRB_DQ50	DDRB_DQ50	AH32	DQ50_B	CMDCLK2_N_B	K25		
DDRB_DQ51	DDRB_DQ51	AH31	DQ51_B	CMDCLK1_B	L28	DDRB_CLK1	
DDRB_DQS6	DDRB_DQS6	AE28	DQS6_B	CMDCLK1_N_B	M28	DDRB_CLK#1	
DDRB_DQS15	DDRB_DQS15	AD27	DQS15_B	CMDCLK0_B	J29	DDRB_CLK0	
DDRB_DQ52	DDRB_DQ52	AC28	DQ52_B	CMDCLK0_N_B	J28	DDRB_CLK#0	
DDRB_DQ53	DDRB_DQ53	AA26	DQ53_B				
DDRB_DQ54	DDRB_DQ54	AG30	DQ54_B	DDRVREF5_B	E30	MCH_DDRVREF	
DDRB_DQ55	DDRB_DQ55	AH33	DQ55_B	DDRVREF4_B	M25		
				DDRVREF3_B	N33		
				DDRVREF2_B	U26		
				DDRVREF1_B	AG32		
				DDRVREF0_B	AC25		

E7500

C136 .1U, C135 .1U, C79 .1U

VTT_DDR, VTT_DDR, VCC2_5

BC352 .1U

DDRA_RCVENIN — R99 47

DDRA_DRCOMP — R329 6.81-1

DDRA_CVOH — R335 6.98K-1

DDRA_CVOL — R331 6.98K-1

R336 13K

C154 .1U, C155 .01U, R320 13K, C140 .1U, C137 .01U

VTT_DDR, VTT_DDR, VCC2_5

BC91 .1U

DDRB_RCVENIN — R98 47

DDRB_DRCOMP — R316 6.81-1

DDRB_CVOH — R101 6.98K-1

DDRB_CVOL — R317 6.98K-1

R100 13K

C62 .1U, C61 .01U, R318 13K, C133 .1U, C134 .01U

Intel Corporation		
Title: CPU BOARD		
Size	Document Number: E7500 DDR INTERFACE	Rev: 1.01
Date: Monday, August 26, 2002	Sheet 14 of 36	





Intel Corporation			
Title: CPU BOARD			
Size	Document Number: E7500 POWER/GND		Rev: 1.01
Date: Monday, August 26, 2002	Sheet 15 of 36		





Intel Corporation		
Title: CPU BOARD		
Size	Document Number: DDR SERIES RESISTORS	Rev: 1.01
Date: Monday, August 26, 2002	Sheet 16 of 36	



Intel Corporation	
Title	CPU BOARD
Size	Document Number: DDRA DIMM1/2 — Rev: 1.01
Date: Monday, August 26, 2002	Sheet 17 of 36



Intel Corporation		
Title: CPU BOARD		
Size	Document Number: DDRB DIMM1/2	Rev: 1.01
Date: Monday, August 26, 2002	Sheet 18 of 36	

Intel Corporation

Title: CPU BOARD

Size | Document Number: DDR TERMINATION RESISTORS | Rev: 1.01

Date: Monday, August 26, 2002 | Sheet 19 of 36


U25A
ICH3_PART1_OF_4
U25B
ICH3_PART2_OF_4
VCC3
R271
4.7K
HSMBUS_ALT#
R270
0
ICH3_THRM#
ICH3_THRM#
ICH3_INTRUDER#
SYSMBUS_ALT#
ICHSMBUS_CLK
ICHSMBUS_DAT
SYSTEM_MGMT
SMBUSMA1
SMBUSMA0
FWH_WP#
GPIO13
GPIO12
SIO_PME#
FCPGA2P#
SYSTHERM#
GPIO
TP3
TP2
TP6
TP4
TP7
TP5
TP8
SAFEMODE
AC_RST_N
AC_SYNC
AC_BIT_CLK
AC_SDATA_OUT
AC_SDATA_IN0
AC_SDATA_IN1
AC_97_LINK
USBP0P
USBP0N
USBP1P
USBP1N
USBOC#0
USBOC#1
USBOC#2
USBOC#3
USBOC#4
USBOC#5
IOPRESENT#
TP9
LEDGATE#0
LEDGATE#1
LEDGATE#2
LEDGATE#3
LEDGATE#4
LEDGATE#5
LEDGATE#6
LEDGATE#7
LEDGATE#8
LEDGATE#9
R303
18.2-1
USB_INTERFACE
LDRQ0_N
LDRQ1_N
LFRAME_N
LAD0
LAD1
LAD2
LAD3
LPC_FWH_I/F
LDRQ#0
LFRAME#
LAD0
LAD1
LAD2
LAD3
PDDDREQ
PDDACK_N
PIORDY_PDRSTB_PWDMARDY_N
PDIOR_N_PDWSTB_PRDMARDY_N
PDIOW_N_PDRSTOP
PDCS1_N
PDCS3_N
PDA0
PDA1
PDA2
PDD0
PDD1
PDD2
PDD3
PDD4
PDD5
PDD6
PDD7
PDD8
PDD9
PDD10
PDD11
PDD12
PDD13
PDD14
PDD15
IDE_INTERFACE
PDDREQ
PDDACK#
PIORDY
PDIOR#
PDIOW#
PDCS#1
PDCS#3
SDDREQ
SDDACK_N
SDIORDY_SDRSTB_SWDMARDY_N
SDIOR_N_SDWSTB_SRDMARDY_N
SDIOW_N_SDSTOP
SDCS1_N
SDCS3_N
SDA0
SDA1
SDA2
SDD0
ADD1
SDD2
SDD3
SDD4
SDD5
SDD6
SDD7
SDD8
SDD9
SDD10
SDD11
SDD12
SDD13
SDD14
SDD15
SDDREQ
SDDACK#
SIORDY
SDIOR#
SDIOW#
SDCS#1
SDCS#3
SDA0
SDA1
SDA2
SDD0
SDD1
SDD2
SDD3
SDD4
SDD5
SDD6
SDD7
SDD8
SDD9
SDD10
SDD11
SDD12
SDD13
SDD14
SDD15
AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
AD8
AD9
AD10
AD11
AD12
AD13
AD14
AD15
AD16
AD17
AD18
AD19
AD20
AD21
AD22
AD23
AD24
AD25
AD26
AD27
AD28
AD29
AD30
AD31
PCI_INTERFACE
CBE#0
CBE#1
CBE#2
CBE#3
CBE0_N
CBE1_N
CBE2_N
CBE3_N
DEVSEL#
FRAME#
IRDY#
TRDY#
STOP#
PAR
PERR#
SERR#
PME#
ICH3_REQ#A
ICH3_REQ#B
ICH3_GNT#A
DEVSEL_N
FRAME_N
IRDY_N
TRDY_N
STOP_N
PAR
PERR_N
PCICLK
PCIRST_N
PLOCK_N
SERR_N
PME_N
REQA_N_GPIO0
REQ5_N_REQB_N_GPIO1
GNTA_N_GPIO16
GNT5_M_GNTB_N_GPIO17
ICH3_PCLK
ICH3_PCIRST#
PLOCK#
ICH3_REQ#0
ICH3_REQ#1
ICH3_REQ#2
ICH3_REQ#3
ICH3_REQ#4
ICH3_GNT#0
ICH3_GNT#1
ICH3_GNT#2
ICH3_GNT#3
REQ0_N
REQ1_N
REQ2_N
REQ3_N
REQ4_N
GNT0_N
GNT1_N
GNT2_N
GNT3_N
GNT4_N
CPU_INTERFACE
A20M_N
CPUSLP_N
FERR_N
IGNNE_N
INIT_N
INTR
NMI
SMI_N
STPCLK_N
RCIN_N
A20GATE
CPUPWRGD
DPSLP_N
A20M#
CPUSLP#
ICH3_FERR#
IGNNE#
INIT#
LINT0_INTR
LINT1_NMI
HSMI#
STPCLK#
RCIN#
A20GATE
CPUPWRGD
HUB_INTERFACE
HI0
HI1
HI2
HI3
HI4
HI5
HI6
HI7
HI8
HI9
HI10
HI11
HI_STBS
HI_STBF
HICOMP
HITERM
HIREF
HIA0
HIA1
HIA2
HIA3
HIA4
HIA5
HIA6
HIA7
HIA8
HIA9
HIA10
HIA11
PSTRBSA
PSTRBFA
ICH3_HICOMP
INTERRUPT_INTERFACE
SERIRQ
PIRQA_N
PIRQB_N
PIRQC_N
PIRQD_N
IRQ14
IRQ15
APICCLK
APICD0
APICD1
PIRQE_GPIO2
PIRQF_GPIO3
PIRQG_GPIO4
PIRQH_GPIO5
SERIRQ
PIRQA#
PIRQB#
PIRQC#
PIRQD#
IRQ14
IRQ15
ICH3_APICCLK
ICH3_APICD0
ICH3_APICD1
PIRQE#
PIRQF#
PIRQG#
PIRQH#
EEPROM I/F
EE_SHCLK
EE_DIN
EE_DOUT
EE_CS
EEDOUT
LAN I/F
LANCLK
LANRXD0
LANRXD1
LANRXD2
LANRSTSYNC
LANTXD0
LANTXD1
LANTXD2
ICH3
VCC1_8
BC313
BC314
.1U
C129
.01U
C130
.1U
C132
.01U
C131
.1U
R293
825-1
R294
261-1
R299
261-1
VCC3
R315
8.2K
IOPRESENT#
R80
300
ICH3_FERR#
R304
8.2K
RCIN#
R305
8.2K
A20GATE
R81
8.2K
SERIRQ
RP3
10P8R-8.2K
ICH3_REQ#2
ICH3_REQ#0
ICH3_REQ#3
ICH3_REQ#1
ICH3_REQ#4
ICH3_REQ#B
ICH3_REQ#A
R16
2.2K
JP4
H2X1
SAFEMODE
DEFAULT OFF
VCC3
RP2
10P8R-8.2K
PIRQB#
PIRQA#
PIRQC#
PIRQD#
PIRQG#
PIRQF#
PIRQH#
PIRQE#
R288
2.2K-O
EEDOUT
R286
2.2K-O
ICH3_GNT#A
R298
10K
ICH3_APICCLK
R313
10K
ICH3_APICD0
R314
10K
ICH3_APICD1
3VSBY
RN83
8P4R-10K
USBOC#2
USBOC#4
USBOC#3
USBOC#5
R283
4.7K
SYSMBUS_ALT#
R282
4.7K
ICHSMBUS_DAT
R279
4.7K
ICHSMBUS_CLK
R281
4.7K
SIO_PME#
VBAT
R284
1M
ICH3_INTRUDER#
VCC1_8
R297
78.7-1
ICH3_HICOMP
3VSBY
R275
4.7K-O
R278
4.7K
GPIO12
3VSBY
R269
4.7K
GPIO13
P0_SMI#
P1_SMI#
R312
0
R311
0
HSMI#
Intel Corporation
Title
CPU BOARD
Size
Document Number
ICH3 BUS, I/O INTERFACE
Rev
1.01
Date:
Monday, August 26, 2002
Sheet
20
of
36


U25C
ICH3_PART3_OF_4
ICH3_CLK14
ICH3_CLK48
ICH3_CLK66
J23 CLK14
F20 CLK48
T19 CLK66
ICH3_SLPS3#
ICH3_SLPS5#
SYS_PWROK
ICH3_PWRBTN#
ICH3_RI#
ICH3_RSMRST#
ICH3_SUSTAT#
AA5 SLP_S3_N
AA2 SLP_S5_N
AA6 PWROK
AB1 PWRBTN_N
AA1 RI_N
AA7 RSMRST_N
AB4 SUS_STAT_N
AA4 SUSCLK
POWER_MGMT
VRMPWRGD
ICH3_LANRST#
V19 VRMPWRGD
Y5 LAN_RST_N
VCC_RTC
AB6 VCC_RTC
Y7 RTCRST_N
ICH3_RTCX1
ICH3_RTCX2
AC7 RTCX1
AC6 RTCX2
AB7 VBIAS
ICH3_SPKR
ICH3_DPRSLPVR
ICH3_TP0
H23 SPKR
AB21 DPRSLPVR
AB3 TP0
5VSBY
C13 V5REF_SUS1
W5 V5REF_SUS2
E6 V5REF1
W8 V5REF2
C2 NC5
T1 NC4
D6 NC3
T21 NC2
E7 NC1
VCC3
VCC3_3_1 F6
VCC3_3_2 G6
VCC3_3_3 H6
VCC3_3_4 J6
VCC3_3_5 M10
VCC3_3_6 R6
VCC3_3_7 U6
VCC3_3_8 T6
VCC3_3_9 G18
VCC3_3_10 H18
VCC3_3_11 P12
VCC3_3_12 V15
VCC3_3_13 V16
VCC3_3_14 V17
VCC3_3_15 V18
VCC1_8
VCC1_8_1 J18
VCC1_8_2 M14
VCC1_8_3 R18
VCC1_8_4 T18
VCC1_8_5 U19
VCC1_8_6 E11
VCC1_8_7 K6
VCC1_8_8 K18
VCC1_8_9 P6
VCC1_8_10 P18
VCC1_8_11 V10
VCC1_8_12 V14
3VSBY
VCCSUS3_3_1 F17
VCCSUS3_3_2 F18
VCCSUS3_3_3 K14
VCCSUS3_3_4 E10
VCCSUS3_3_5 V8
VCCSUS3_3_6 V9
VCCSUS3_3_7 F9
VCCSUS3_3_8 F10
1_8VSBY
VCCSUS1_8_1 F15
VCCSUS1_8_2 F16
VCCSUS1_8_3 B23
VCCSUS1_8_4 C23
VCCSUS1_8_5 E13
VCCSUS1_8_6 F14
VCCSUS1_8_7 K12
VCCSUS1_8_8 P10
VCCSUS1_8_9 V6
VCCSUS1_8_10 V7
VCCSUS1_8_11 F7
VCCSUS1_8_12 F8
VCCSUS1_8_13 K10
VCC_CPU
V_CPU_IO_1 P14
V_CPU_IO_2 U18
V_CPU_IO_3 V22
ICH3
JP5
H3X1
R45 1K
C49 1U-08
R40 10K
D3 BAT54C
R17 1K
C126 1U-08
C39 .047U
BT1
SOCK-CR2032
R290 10M
R287 10M
R272 1K
D13 BAT54C
BC318 1U-08
BC295 1U-08
X1
X-32.768K
C127 10P
C128 10P
R276 10K ICH3_SUSTAT#
RN4
ICH3_RI#
ICH3_TP0
ICH3_LANRST#
ICH3_DPRSLPVR
8P4R-10K
BC324 10U-12/10V
BC297 1U-08
BC299 .1U
BC303 .1U
BC298 .1U
BC326 .1U
BC322 .1U
BC302 .1U
BC325 10U-12/10V
BC315 1U-08
BC301 .1U
BC312 .1U
BC300 .1U
BC321 .1U
BC311 .1U
BC309 .1U
BC317 .1U
BC320 .1U
U25D
ICH3_PART4_OF4
A1 GND0
A13 GND1
A16 GND2
A17 GND3
A20 GND4
A21 GND5
A22 GND6
A23 GND7
B8 GND8
B10 GND9
B13 GND10
B14 GND11
B15 GND12
B18 GND13
B19 GND14
B20 GND15
B22 GND16
C3 GND17
C6 GND18
C14 GND19
C15 GND20
C16 GND21
C17 GND22
C18 GND23
C19 GND24
C20 GND25
C21 GND26
C22 GND27
D9 GND28
D13 GND29
D16 GND30
D17 GND31
D20 GND32
D21 GND33
D22 GND34
E5 GND35
E14 GND36
E15 GND37
E18 GND38
E19 GND39
E20 GND40
F19 GND41
F22 GND42
G3 GND43
G20 GND44
H19 GND45
J5 GND46
K20 GND47
K21 GND48
K22 GND49
K23 GND50
L3 GND51
GND52 L21
GND53 L23
GND54 M20
GND55 M22
GND56 N5
GND57 N21
GND58 N23
GND59 P20
GND60 P22
GND61 R3
GND62 R5
GND63 R21
GND64 R23
GND65 T4
GND66 T20
GND67 T22
GND68 V3
GND69 V20
GND70 W6
GND71 W7
GND72 W10
GND73 W14
GND74 W18
GND75 W22
GND76 Y8
GND77 AA3
GND78 AA8
GND79 AA12
GND80 AA16
GND81 AA20
GND82 AA22
GND83 AB8
GND84 AC1
GND85 AC8
GND86 AC23
GND87 K11
GND88 K13
GND89 L10
GND90 L11
GND91 L12
GND92 L13
GND93 L14
GND94 M11
GND95 M12
GND96 M13
GND97 N10
GND98 N11
GND99 N12
GND100 N13
GND101 N14
GND102 P11
GND103 P13
ICH3
BAT54C
K
A
Intel Corporation
Title
CPU BOARD
Size
Document Number
ICH3 MISC, POWER, GND
Rev 1.01
Date: Monday, August 26, 2002
Sheet 21 of 36


IDE2
IDE1RST#
PDD7
PDD6
PDD5
PDD4
PDD3
PDD2
PDD1
PDD0
PDD8
PDD9
PDD10
PDD11
PDD12
PDD13
PDD14
PDD15
PDDREQ
PDIOW#
PDIOR#
PIORDY
PDDACK#
IRQ14
PDA1
PDA0
PDCS#1
PDACT#
PCBLDET
PDA2
PDCS#3
H20X2LW-MALE-B
IDE1
IDE2RST#
SDD7
SDD6
SDD5
SDD4
SDD3
SDD2
SDD1
SDD0
SDD8
SDD9
SDD10
SDD11
SDD12
SDD13
SDD14
SDD15
SDDREQ
SDIOW#
SDIOR#
SIORDY
SDDACK#
IRQ15
SDA1
SDA0
SDCS#1
SDACT#
SCBLDET
SDA2
SDCS#3
H20X2LW-MALE-B
VCC3
R296 10K IRQ14
R292 4.7K PIORDY
R295 10K IRQ15
R291 4.7K SIORDY
R301 10K PCBLDET
R302 10K SCBLDET
R310 10K PDACT#
R309 10K SDACT#
ICH3_PCIRST#
VCC2_5
R22
100
PCIRST2_5#
U6C
74LVC125
VCC3
R4
2.2K
JP2
H2X1
ICH3_SPKR
D1
1N4148
VCC
R2
1K-O
JP1
H2X1
R1
1K
IO_BEEP
R5 33
R6 33
BUZZER
BUZZER1
VCC
Q1
2N3904
C1
.1U
VCC
F1
1.25A
R226
33K
R225
68K
EC1
330U/6.3V
C115
.1U
USBOC#0
USBP0N
USBP0P
FB6 50OHM
FB7 50OHM
C26
47P
C25
47P
J6A
VCC
USBD0N
USBD0P
GND
USB_DUAL
VCC
F3
1.25A
R228
33K
R227
68K
EC2
330U/6.3V
C116
.1U
USBOC#1
USBP1N
USBP1P
FB8 50OHM
FB9 50OHM
C28
47P
C27
47P
J6B
VCC
USBD1N
USBD1P
GND
CGND1
CGND2
CGND3
CGND4
USB_DUAL
J7
LAD0
LAD1
LAD2
LAD3
LFRAME#
SYSPCIRST#
FWH_PCLK
FLID0
H5X2
VCC
BC1
.1U
VCC3
U6A
74LVC125
ICH3_PCIRST#
R8 33
P64H2PCIRST#
U6B
74LVC125
R7 33
SYSPCIRST#
U6D
74LVC125
R24 33
R25 33
IDE1RST#
IDE2RST#
VCC3
BC4
.1U
VCC3
U12
SYSPCIRST#
PCBLDET
SCBLDET
RN3
8P4R-4.7K
FWH_WP#
JP3
H2X1
FLID0
R43
4.7K
FWH_INIT#
FWH_PCLK
VPP
RST#
FGPI0
FGPI1
FGPI2
FGPI3
FGPI4
WP#
TBL#
ID0
ID1
ID2
ID3
IC(VIL)
INIT#
CLK
VCC1
VCC2
VCCa
RFU1
RFU2
RFU3
RFU4
RFU5
FWH0
FWH1
FWH2
FWH3
FWH4
GNDa
GND1
GND2
LAD0
LAD1
LAD2
LAD3
LFRAME#
FWH_32P_PLCC
VCC3
BC21
.1U
Intel Corporation
Title
CPU BOARD
Size
Document Number
IDE, FWH, USB, BUZZER
Rev
1.01
Date: Monday, August 26, 2002
Sheet 22 of 36

ATX2
MOLEX-39-29-9042
ATX1
CONN-WAFER20P2R
BC430 .1U
C173 .1U
BC426 10U-12/10V
BC427 1U-08
C175 1000P
BC404 .1U
BC425 .1U
BC423 .1U
BC429 .1U
BC408 .1U
U37D
U37E
U37F
74LVC14
R174 10K
C84 .1U
R87 10K
R86 100
C58 1U-08
C51 56P
R58 470
R57 4.7K
U18A
74LVC74
R56 1K
R55 1K
BC6 .1U
BC15 .1U
R41 1K
R183 470
R182 470
Q14 2N3904
U7A
74LVC14S
U18B
R53 1K
R443 4.7K
R440 680
D14 BAT54C
C174 1000P
R446 0
U27A
U27B
74LVC08
U32A
U32B
U32C
U32D
R112 33
C70 56P
R109 20K
BC60 .1U
BC110 .1U
R3 220
LED1 LED-R
BC254 .1U
U42 16LV8S
R323 33
R322 33
C139 22P
C138 56P
U32E
RN79 8P4R-0 R444 0
RN121 8P4R-10K R445 10K
RN78 8P4R-10K R188 10K
JP8 H2X5
WDTO
WDTOP#
PSON#
ATXPWROK
ATXPWROK_3V
ALL_PWROK
POWERFAIL#
RESET_BTN#
HWRESET#
WDTOP#
POWERLED#
SYS_PWROK
GIGA_PWROK
P64H2_PWROK
74PRESET#
74CLR#
GTHERMTRIP_3V
THERMTRIP#
VRMON#
ATXPWROK_3V
P1_SKTOCC#
VRM_VID0
VRM_VID1
VRM_VID2
VRM_VID3
VRM_VID4
P0_VID0
P0_VID1
P0_VID2
P0_VID3
P0_VID4
P1_VID0
P1_VID1
P1_VID2
P1_VID3
P1_VID4

Intel Corporation		
Title	CPU BOARD	
Size	Document Number POWER CONNECTOR	Rev 1.01
Date: Monday, August 26, 2002	Sheet 23 of 36	



Intel Corporation		
Title: CPU BOARD		
Size	Document Number: CPU CORE VRM	Rev: 1.01
Date: Monday, August 26, 2002	Sheet 24 of 36	



Intel Corporation		
Title: CPU BOARD		
Size	Document Number: MISC. POWER	Rev: 1.01
Date: Monday, August 26, 2002	Sheet 25 of 36	









Intel Corporation		
Title: CPU BOARD		
Size	Document Number: CLK CHIP	Rev: 1.01
Date: Monday, August 26, 2002	Sheet 26 of 36	



















Intel Corporation		
Title: CPU BOARD		
Size	Document Number: LPC I/O CHIP	Rev: 1.01
Date: Monday, August 26, 2002	Sheet 27 of 36	



Intel Corporation		
Title	CPU BOARD	
Size	Document Number COM PORT, PS/2 KB/MOUSE	Rev 1.01
Date: Monday, August 26, 2002	Sheet 28 of 36	



Intel Corporation		
Title	CPU BOARD	
Size	Document Number 82559#1	Rev 1.01
Date: Monday, August 26, 2002	Sheet 29 of 36	



Intel Corporation	
Title	CPU BOARD
Size	Document Number 82559#2 Rev 1.01
Date: Monday, August 26, 2002	Sheet 30 of 36


3VSBY
U9
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31
CBE#0 CBE#1 CBE#2 CBE#3
FRAME# IRDY# TRDY# DEVSEL# STOP# PAR PIRQG# PERR#
SERR# AD22 R263 100
ICH3_REQ#2 ICH3_GNT#2 SYSPCIRST# LAN3_PCLK
ICH3_SUSTAT# ICH3_RSMRST#
3VSBY R248 4.7K R251 4.7K
5VSBY R264 100K
Y3 25M C122 22P C119 22P C123 .1U
82559
LILED# ACTLED# SPEEDLED# TDP TDN RDP RDN SMBALRT# CSTSCHG PME# FLA0/PCIMODE# FLA1/AUXPWR
LAN3ACTLED# SPEEDLED# LILED# LAN3_TDP LAN3_TDN LAN3_RDP LAN3_RDN
R260 1K Q25 2N3904 ICH3_RI#
PME#
R233 1K-O 3VSBY
FLA2 FLA3 FLA4 FLA5 FLA6 FLA7 FLA8/IOCHRDY FLA9/MRST FLA10/MRING# FLA11/MINT FLA12/MCNTSM# FLA13/EEDI FLA14/EEDO FLA15/EESK FLA16 FLD0 FLD1 FLD2 FLD3 FLD4 FLD5 FLD6 FLD7 EECS# FLCS# FLOE# FLWE# CLKRUN# TEST TEXEC TCK TI TO RBIAS10 RBIAS100 VREF NC11 NC10 NC9 NC8 NC7 NC6 NC5 NC4 NC3 NC2 NC1
LEEDI LEEDO LEECLK LEECS
R232 619-O R231 619-O
R257 62K R244 62K
R230 549-1 R229 619-1
U14
LEECS LEECLK LEEDI LEEDO
CS SK DI DO VCC NC NC GND
93C46-3S
3VSBY BC17 .1U
LAN3_TDP R30 100-1 LAN3_TDN
LAN3_RDP R31 120-1 LAN3_RDN
U1
LAN3_TDP LAN3_TDN LAN3_RDP LAN3_RDN
TD+ TDC TD- RD+ RD- RDC TX+ CMT TX- RX+ RX- RXC
H1102
C30 .1U-O C32 .1U
J1
TX+ TX- RX+ C1 C2 RX- C3 C4 LED1A LED2A LED1C LED2C SH1 SH2
RJ45_WITH_LED
R213 330 R216 330
VCC3
LAN3ACTLED# SPEEDLED# LILED#
R11 75 R10 75 R217 75 R218 75
TERMPLANE1
C15 1500P/2KV
C109 1000P C110 .1U C14 1U-08
3VSBY
BC290 10U-12/10V BC264 1U-08 BC267 1U-08 BC271 1000P BC283 1000P BC281 1000P BC280 .1U BC286 .1U BC276 .1U
Intel Corporation
Title
CPU BOARD
Size
Document Number
82559#3
Rev
1.01
Date: Monday, August 26, 2002
Sheet 31 of 36











































Intel Corporation		
Title: CPU BOARD		
Size	Document Number: LEDs, LCD PANEL	Rev: 1.01
Date: Monday, August 26, 2002	Sheet 32 of 36	





Intel Corporation		
Title: CPU BOARD		
Size	Document Number: DDR TERMINATOR POWER	Rev: 1.01
Date: Monday, August 26, 2002	Sheet 33 of 36	











Intel Corporation		
Title: CPU BOARD		
Size	Document Number: MCH BYPASS CAPACITORS	Rev: 1.01
Date: Monday, August 26, 2002	Sheet 34 of 36	



Intel Corporation		
Title: CPU BOARD		
Size	Document Number: 32 BIT PMC CONNECTOR	Rev: 1.01
Date: Monday, August 26, 2002	Sheet 35 of 36	